

General Description

The SGD824x isolated driver family is an isolated dual channel gate driver with different configurations. The SGD8243/4 are configured as high-side/low-side drivers, while the SGD8245 are configured as dual drivers. The peak source output current is 4.0A and the peak sink output current is 6.0A. Programmable dead time (DT) feature is available in SGD8243/4. Pulling high the DIS pin shuts down both outputs simultaneously, and allows for normal operation when the DIS pin is open or pulled low. As a fail-safe measure, primary-side logic failures force both outputs low. The VDDA and VDDB supply voltage are up to 25 V. A wide input VDDI range from 3 V to 18 V makes the driver suitable for interfacing with both analog and digital controllers. All the supply voltage pins have under voltage lock-out (UVLO) protection. The SGD824x has 5.0kVRMS isolation in SOP16W package and 3.0kVRMS isolation in SOP16 package per UL1577. High CMTI, low propagation delay, small size and flexible configuration make the SGD824x family is suitable for a wide range of isolated MOSFET/IGBT and SiC or GaN FET gate drive applications.

Features

- 4.0A peak source current & 6.0A peak sink current
- 40ns (Typ.) propagation delay
- 10ns (Max.) pulse width distortion & 10ns (Max.) channel delay matching
- 100kV/us (Min.) common mode transient immunity (CMTI)
- Wide input voltage: 3V to 18V
- Up to 25V driver output voltage
- 5V reverse polarity voltage handling capability on input stage
- Operating temperature: -40°C to +125°C
- Safety certifications (Pending):
 - 5kVRMS isolation for 1 minute per UL 1577 with SOP16W, SOP14W package
 - 3kVRMS isolation for 1 minute per UL 1577with SOP16 package
 - DIN V VDE 0884-11

Package Marking and Ordering Information

Part Number	Marking	Package	Units/Tube	Units/Reel
SGD824x	SGD824x	SOP14W/16W		1500
SGD824x	SGD824x	SOP16		3000



Applications

- AC/DC or DC/DC power supplies in server, telecom and industry
- DC/AC solar inverters
- EV battery charging

APPLICATION CIRCUIT








Figure 1. SGD8243 Application Circuit













PIN CONFIGURATION

Part	Pin Configuration (Top View)					
Number		SOP16/SOP16	W		SOP14W	
		1	16 VDDA 15 VOA			16 VDDA
		3		VIB 2 VDDI 3		13 VOA
SGD8243	GNDI 🗌	4 SGD8243	13 NC	GNDI 4	SGD8243	
		5	12 NC	DIS 5		
	рт 🗆	6	11 VDDB	DT 🗌 6		11 VDDB
	NC 🗌	7	10 VOB	NC 7		10 VOB
		8	9 GNDB			9 GNDB
	PWM	1	16 VDDA	PWM 1		16 VDDA
	NC 🗆	2	15 VOA	NC 2	SGD8244	15 VOA
		3	14 GNDA	VDD 3		14 GNDA
SGD8244		4 SGD8244	13 NC	1 ⊑ 4		
		5	12 NC	GND 5		
	рт 🗆	6	11 VDDB	IDIS 🗖 6		II VDDB
	NC 🗌	7	10 VOB	DT 🗌 7		10 VOB
		8	9 GNDB	NC s		9 GNDB
		1	16 VDDA			16 VDDA
	VIВ 🗆	2	15 VOA	VIB [2		15 VOA
		3	14 GNDA	VDDI 🗆 3		14 GNDA
SGD8245		4 SGD8245	13 🗌 NC	GNDI 🗆 4	6600045	
3600243	DIS 🗌	5	12 NC	DIS 5	SGD8245	
	NC	6	11 VDDB	NC 6		11 VDDB
	NC	7	10 VOB	NC 7		10 VOB
		8	9 GNDB			9 GNDB

PIN DESCRIPTION



Table 1. SGD8243 Pin Description

No.	Pin	Description
1	VIA	Input of driver A. The output of driver A is in phase with the input. This pin is pulled low internally if left open. Recommend to connect this pin to ground if not used for better noise immunity.
2	VIB	Input of driver B. The output of driver B is in phase with the input. This pin is pulled low internally if left open. Recommend to connect this pin to ground if not used for better noise immunity.
3	VDDI	Input power supply. A local low ESR and ESL capacitor should be connected between VDDI and GNDI.
4	GNDI	Input power ground.
5	DIS	Device disable input. When DIS pin is high, both driver is disabled and driver outputis low. When DIS pin is low, it allows the device to perform in normal operation.
6	DT	Dead time programming input. Connect a resistor between DT and GNDI to program the dead time. A bypassing capacitor, 2.2nF or greater, is recommended to be put between DT and GNDI to achieve better noise immunity.
7	NC	No connection
8	VDDI	Input power supply. This pin is internally connected to pin3.
9	GNDB	Power ground of driver B.
10	VOB	Output of driver B.
11	VDDB	Power supply of driver B. A local low ESR and ESL capacitor should be connected between VDDB and GNDB.
12	NC	No connection. Pin12 is removed in SOP14W
13	NC	No connection. Pin13 is removed in SOP14W
14	GNDA	Power ground of driver A.
15	VOA	Output of driver A.
16	VDDA	Power supply of driver A. A local low ESR and ESL capacitor should be connected between VDDA and GNDA.



Table 2. SGD8244 Pin Description

No.	Pin	Description	
1	PWM	PWM input. The output of driver A is in phase with PWM input and the output of driver B is out of phase with PWM input.	
2	NC	No connection	
3	VDDI	Input power supply. A local low ESR and ESL capacitor should be connected between VDDI and GNDI.	
4	GNDI	Input power ground.	
5	DIS	Device disable input. When DIS pin is high, both driver is disabled and driver output is low. When DIS pin is low, it allows the device to perform in normal operation.	
6	DT	Dead time programming input. Connect a resistor between DT and GNDI to program the dead time. A bypassing capacitor, 2.2nF or greater, is recommended to be put between DT and GNDI to achieve better noise immunity.	
7	NC	No connection	
8	VDDI	Input power supply. This pin is internally connected to pin3.	
9	GNDB	Power ground of driver B.	
10	VOB	Output of driver B.	
11	VDDB	Power supply of driver B. A local low ESR and ESL capacitor should be connected between VDDB and GNDB.	
12	NC	No connection. Pin12 is removed in SOP14W	
13	NC	No connection. Pin13 is removed in SOP14W	
14	GNDA	Power ground of driver A.	
15	VOA	Output of driver A.	
16	VDDA	Power supply of driver A. A local low ESR and ESL capacitor should be connected between VDDA and GNDA.	



Table 3. SGD8245 Pin Description

No.	Pin	Description	
1	VIA	Input of driver A. The output of driver A is in phase with the input. This pin is pulled low internally if left open. Recommend to connect this pin to ground if not used for better noise immunity.	
2	VIB	Input of driver B. The output of driver B is in phase with the input. This pin is pulled low internally if left open. Recommend to connect this pin to ground if not used for better noise immunity.	
3	VDDI	Input power supply. A local low ESR and ESL capacitor should be connected between VDDI and GNDI.	
4	GNDI	Input power ground.	
5	DIS	Device disable input. When DIS pin is high, both driver is disabled and driver outputis low. When DIS pin is low, it allows the device to perform in normal operation.	
6	NC	No connection	
7	NC	No connection	
8	VDDI	Input power supply. This pin is internally connected to pin3.	
9	GNDB	Power ground of driver B.	
10	VOB	Output of driver B.	
11	VDDB	Power supply of driver B. A local low ESR and ESL capacitor should be connected between VDDB and GNDB.	
12	NC	No connection. Pin12 is removed in SOP14W	
13	NC	No connection. Pin13 is removed in SOP14W	
14	GNDA	Power ground of driver A.	
15	VOA	Output of driver A.	
16	VDDA	Power supply of driver A. A local low ESR and ESL capacitor should be connected between VDDA and GNDA.	



FUNCTIONAL BLOCK DIAGRAM




Figure 4. SGD8243 Functional Block Diagram




Figure 5. SGD8244 Functional Block Diagram




Figure 6. SGD8245 Functional Block Diagram



ABSOLUTE MAXIMUM RATINGS¹

Symbol	Definitio	Min	Max	Unit	
Vddi	Input Power	-0.5	20	V	
VIA, VIB, VDIS, VPWM	Input S	-7	20	V	
Vdda, Vddb	Driver	-0.5	30	V	
Vouta, Voutb	Driver C	-0.5	30	V	
	Channel to Channel	SOP16W/SOP16		1500	V
V_{ch2ch}	Voltage, GNDA to GNDB	SOP14W		1850	V
TJ	Junction Temperature		-40	150	°C
Ts	Storage	e Temperature	-65	150	°C

RECOMMENDED OPERATION CONDITIONS¹

Symbol	Definition	Min	Max	Unit
V _{DDI}	Input Power Supply Voltage	3	18	V
VIA, VIB, VDIS, VPWM	Input Signal Voltage	-5	18	V
Vdda, Vddb	Driver Power Supply for 3.5V UVLO	4	25	V
Vdda, Vddb	Driver Power Supply for 5.5V UVLO	6	25	V
Vdda, Vddb	Driver Power Supply for 8.5V UVLO	9	25	V
Vdda, Vddb	Driver Power Supply for 12.5V UVLO	13.5	25	V
TJ	Junction Temperature	-40	150	°C
Ta	Ambient Temperature	-40	125	°C

ESD RATINGS

Symbol	Definition	Value	Units
Vesd	НВМ	±4000	V
	CDM	±2000	

THERMAL INFORMATION



Symbol	Definition	Va	lue	Unit
		SOP16W/SOP14W	SOP16	
Reja	Junction to ambient thermal resistance	100	TBD	°C/W
Rejc(top)	Junction to case (top) thermal resistance	40	TBD	°C/W

Note 1: V_{DDI}, V_{IA}, V_{IB}, V_{DIS}, V_{PWM} are reference to GNDI; V_{DDA}, V_{OUTA} are referenced to GNDA; V_{DDB}, V_{OUTB} are referenced to GNDB;

PACKAGE SPECIFICATIONS

Symbol	Definition	Min.	Тур.	Max.	Units
Rio	Resistance (Input Side to Output Side)		10 ¹²		Ω
Cio	Capacitance (Input Side to Output Side)		1.8		pF

INSULATION SPECIFICATIONS

			Va	alue	
Symbol	Definition	Test Condition	SOP16	SOP16W/ SOP14W	Units
CLR	External clearance	Shortest terminal to terminal distance through air	>4.0	>8.0	mm
CPG	External creepage	Shortest terminal to terminal distance across the package surface	>4.0	>8.0	mm
DTI	Distance through the insulation	Minimum internal gap	>16	>16	um
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11), IEC 60112	>600	>600	V
	Material Group		Ι	Ι	
		Rated mains voltages ≤150Vrms	I-IV	I-IV	
		Rated mains voltages ≤300Vrms	1-111	I-IV	
	Overvoltage category	Rated mains voltages ≤600Vrms	I-II	I-III	
		Rated mains voltages ≤1000Vrms	I-I	I-II	



	DIN V VDE 0884-11 ⁽¹⁾						
VIORM	Maximum repetitive peak isolation voltage		1000	1500	V _{РК}		
VIOWM	Maximum isolation working voltage		707	1060	V _{RMS}		
Vютм	Maximum transient isolation voltage	60s	4242	7000	Vрк		
Viosm	Maximum surge isolation voltage	Test method per IEC62368-1, 1.2/50us waveform, V _{TEST} =1.6 x V _{IOSM} for SOP16W/SOP14W; V _{TEST} =1.3 x V _{IOSM} for SOP16	6000	6250	Vpk		
q _{pd}	Apparent charge	Method b2: V _{pd(m)} =1.875 _X V _{IORM} for SOP16W/SOP14W and V _{pd(m)} =1.5 _X V _{IORM} for SOP16, tm=1 s	≤5	≤5	рС		
	Climatic Category		40/125/21	40/125/21			
	Pollution Degree		2	2			
	UL1577 ⁽¹⁾						
Viso	Withstand Isolation Voltage	V _{TEST} =V _{ISO} , t=60s (qualification), V _{TEST} =1.2 x V _{ISO} , t=1s (100% production)	3000	5000	V _{RMS}		

Note 1: Certification pending

ELECTRICAL CHARACTERISTICS (DC)

 $V_{DDI} = 5 \text{ V}, 0.1 \mu \text{F}$ capacitor from VDDI to GNDI, $V_{DDA} = V_{DDB} = 15 \text{V}, 1 \mu \text{F}$ capacitor from VDDA and VDDB to GNDA and GNDB, $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, unless otherwise specified.

Symbol	Parameter	Condition	Min	Тур	Max	Unit				
	Input Power Supply									
V _{DDI}	Input Supply Voltage		3		18	V				
Vuvlo_vddi_r	VDDI UVLO Rising		2.55	2.7	2.85	V				
VUVLO_VDDI_F	VDDI UVLO Falling		2.35	2.5	2.65	V				
Vuvlo_hys	VDDI UVLO Hysteresis			0.2		V				
	Quiescent Current	$V_{IA} = 0V, V_{IB} = 0V$		2		mA				
Ivdu	Operation Current	C _{LOAD} =100pF, f _{sw} = 50kHz, (50% Duty Cycle), each channel		2.5		mA				



	Lo	gic Interface				
ViH	High Level Input Threshold Voltage at VIA, VIB, DIS and PWM		2			V
VIL	Low Level Input Threshold Voltage at VIA, VIB, DIS and PWM				0.8	V
Rpd	Pull down Resistance on VIA,VIB,DIS and PWM			200		kΩ
	Drive	r Power Supply				
		3.5V UVLO Version	3.2	3.5	3.8	V
Vuvlo_vdda_r, Vuvlo_vddb_r		5.5V UVLO Version	5.1	5.5	5.9	V
	VDDA, VDDB UVLO Rising	8.5V UVLO Version	8	8.5	9	V
		12.5V UVLO Version	11.5	12.5	13.5	V
		3.5V UVLO Version	2.7	3	3.3	V
Vuvlo_vdda_f, Vuvlo_vddb_f		5.5V UVLO Version	4.6	5	5.4	V
	VDDA, VDDB UVLO Falling	8.5V UVLO Version	7	7.5	8	V
		12.5V UVLO Version	10.5	11.5	12.5	V
		3.5V UVLO Version		0.5		V
Vuvlo_vdda_hys, Vuvlo_vddb_hys	VDDA, VDDB UVLO	5.5V UVLO Version		0.5		V
	Hysteresis	8.5V UVLO Version		1		V
		12.5V UVLO Version		1		V
	Quiescent Current	$V_{IA} = 0V, V_{IB} = 0V$		1.2		mA
Ivdda, Ivddb	Operation Current	C _{LOAD} =100pF, f _{sw} = 50kHz, (50% Duty Cycle), each channel		2		mA

OUTPUT

Іон	Peak Source Current		4		А
lol	Peak Sink Current		6		А
Vон	High Level Output Voltage	I ₀ =-10mA	25	50	mV
Vol	Low Level Output Voltage	I _O =10mA	15	30	mV



Dead Time

R _{DT}	Resistance range on DT		5		220	kΩ
tот	Dead time	R _{DT} =20kΩ	160	200	240	ns
Срт	Capacitance of CDT				10	nF

SWITCHING CHARACTERISTICS (AC)

 $VDDI = 5 V, 0.1 \mu F$ capacitor from VDDI to GNDI, VDDA = VDDB =15V, 1 μ F capacitor from VDDA and VDDB to GNDA and GNDB, TA = -40°C to +125°C, unless otherwise specified

Symbol	Parameter	Condition	Min	Тур	Max	Unit			
	Switching Characteristics								
t _{PLH}	Propagation Delay, Low to High			40	60	ns			
tPHL	Propagation Delay, High to Low	C _{LOAD} =1nF,		40	60	ns			
tr	Turn on Rise Time	f _{sw} =1kHz,(50% Duty Cycle)		6	15	ns			
t _f	Turn off Fall Time			4	10	ns			
t _{PWD}	Pulse Width Distortion				10	ns			
t _{DM}	Propagation Delay Matching between OUTA and OUTB				10	ns			
tuvlo_rec_vddi	VDDI UVLO Recovery Delay			15		μs			
tuvlo_rec_vdda/b	VDDA, VDDB UVLO Recovery Delay			25	40	μs			
CMTIH	High Level Static Common Mode Transient Immunity	V _{CM} =1000V, T _A =25°C	100			kV/µs			
CMTI∟	Low Level Static Common Mode Transient Immunity	V _{CM} =1000V, T _A =25°C	100			kV/µs			



PARAMETER MEASUREMENT INFORMATION

Propagation Delay and Pulse Width Distortion




Figure 7. Propagation Delay and Pulse Width Distortion

Rise and Fall Time Testing



Figure 8. Turn On Rise Time and Turn Off Fall Time

CMTI Testing




Figure 9. CMTI Test Circui



FEATURE DESCRIPTION

SGD824x is a flexible dual channel isolated gate driver that can drive IGBTs and MOSFETs. It has 4.0A peak output current capability with maxim output driver supply voltage of 25V. SGD824x has many features that allow it to integrate well with control circuitry and protect the gates it drives such as: resistor programmable dead time control, an DIS pin, and under voltage lock out (UVLO) for both input and output voltages.

Under Voltage Lockout

The SGD824x has under voltage lock out (UVLO) protection feature on each driver power supply voltage between the VDDA (VDDB) and GNDA (GNDB) pins. When the VDDx voltage is lower than VUVLO_VDDX_R, during device start up or lower than VUVLO_VDDX_F, after start up, the VDDA (VDDB) UVLO feature holds the driver output low, regardlessof the status of the input pins. A hysteresis on the UVLO feature prevents glitch when there is noise from the power supply.

The SGD824x also monitors the input power supply and there is an internal under voltage lock out protection featureon the VDDI. The driver outputs (VOA and VOB) are hold low when the voltage on the VDDI is lower than VUVLO_VDDI_R during start up or lower than VUVLO_VDDI_F after start up. There is a hysteresis on the VDDI UVLO featureto prevent glitch due the noise on the VDDI power supply.

Disable Input Function

When the DIS is pulled high, the VOA and VOB are pulled low regardless of the states of VIA and VIB. When the DIS pin is pulled low, the VOA and VOB are allowed for normal operation and controlled by the VIA and VIB.

The DIS input has no effect if VDDI is below its UVLO threshold and VOA, VOB remain low. There is an internal pull down resistor on the DIS pin.

Control Input and Output Logic

The VIA and VIB input controls the corresponding output channel, VOA and VOB. A logic high signal on VIA (VIB)causes the output of VOA (VOB) to go high. And a logic low on VIA (VIB) causes the output of VOA (VOB) to go low.

For PWM input versions (SGD8244), when the PWM input is high, the VOA is high and VOB is low. And when the PWM input is low, the VOA is low and VOB is high.

The Table 4 and Table 5 show the relationship between VIA, VIB, PWM, DIS, UVLO and Output of VOA and VOB.

VIA	VIB	DIS	VDDI UVLO	VDDA UVLO	VDDB UVLO	VOA	VOB	Note
Н	L	L	No	No	No	Н	L	
L	Н	L	No	No	No	L	Н	
L	L	L	No	No	No	L	L	
						Н	Н	Dual driver
Н	Н	L	No	No	No	L	L	HS/LS
Х	Х	Н	No	No	No	L	L	Device disabled
Х	Х	Х	Yes	No	No	L	L	VDDI UVLO
								active
Н	Х	L	No	No	Yes	Н	L	VDDB UVLO
L	Х	L	No	No	Yes	L	L	active
Х	Н	L	No	Yes	No	L	Н	VDDA UVLO
Х	L	L	No	Yes	No	L	L	active

Table 4. Relationship between Input and Output with VIA, VIB input

PWM	DIS	VDDI UVLO	VDDA UVLO	VDDB UVLO	VOA	VOB	Note
Н	L	No	No	No	Н	L	
L	L	No	No	No	L	Н	
Х	Н	No	No	No	L	L	Device disabled
Х	Х	Yes	No	No	L	L	VDDI UVLO
							active
Н	L	No	No	Yes	Н	L	VDDB UVLO
L	L	No	No	Yes	L	L	active
Н	L	No	Yes	No	L	L	VDDA UVLO
L	L	No	Yes	No	L	Н	active

Table 5. Relationship between Input and Output with PWM input

Dead-time Program

For the high side/low side configuration driver, there is a dead-time between VOA and VOB. The dead-time delay (tDT) is programmed by a resistor (RDT) connected from the DT input to ground and it can be calculated with below equation.

```
tDT[ns] ≈10× RDT[kΩ]
```

Here, tDT is the dead-time delay, RDT is the resistance value between DT and ground.

The DT pin can be connected to VDDI or left floating to provide a nominal dead time at approximately 400 ps.

A bypassing capacitor, 2.2nF or greater, is recommended to be put between DT and GNDI to achieve better noise immunity.

The Figure 10 shows the input and output logic with dead-time in different condition.




Figure 10. Input and output logic with dead-time

Condition A: VIA goes high and VIB goes low. VOB goes low immediately and VOA goes high after the programmed dead-time.

Condition B: VIA goes low and VIB goes high. VOA goes low immediately and VOB goes high after the programmed dead-time.

Condition C: VIB goes low and VIA still low. VOB goes low immediately. Since the VIA input dead-time is longer than the programmed dead-time, the VOA goes high immediately when the VIA input goes high.

Condition D: VIA goes low and VIB still low. VOA goes low immediately. Since the VIB input dead-time is



longer than the programmed dead-time, the VOB goes high immediately when the VIB input goes high.

Condition E: VIA goes high while VIB and VOB are still high, the overlap time is shorter than the programmed dead- time. To avoid overshoot, VOB goes low immediately when the VIA goes high. The VOA goes high after the programmed dead-time.

Condition F: VIB goes high while VIA and VOA are still high, the overlap time is shorter than the programmed dead- time. To avoid overshoot, VOA goes low immediately when the VIB goes high. The VOB goes high after the programmed dead-time.

Condition G: VIA goes high while VIB and VOB are still high, the overlap time is longer than the programmed dead- time. To avoid overshoot, VOB goes low immediately when the VIA goes high. Since the overlap time is longer than the programmed dead-time, the VOA goes high immediately when the VIB goes low.

Condition H: VIB goes high while VIA and VOA are still high, the overlap time is longer than the programmed dead- time. To avoid overshoot, VOA goes low immediately when the VIB goes high. Since the overlap time is longer than the programmed dead-time, the VOB goes high when the VIA goes low.

APPLICATION INFORMATION

The circuit in Figure 11 shows the typical application circuit for SGD824x to driver a typical half bridge configuration which could be used in several popular power converter topologies such as synchronous buck, synchronous boost, half bridge, full bridge, LLC etc. topologies and 3-phase motor drive applications.







Figure 11. Typical Application Schematic



PACKAGE CASE OUTLINES










Dimension	MIN	MAX	
A	-	2.65	
A1	0.1	0.3	
A2	2.05	-	
b	0.31	0.51	
b1	0.27	0.48	
C	0.1	0.33	
c1	0.1	0.3	
E	10.3	BASIC	
E1	7.5B	ASIC	
е	1.27	BASIC	
L	0.4	1.27	
L1	1.4	REF	
L2	0.25BASIC		
θ	0	8	
D	10.3		

Figure 12. SOP16W Package Outline Dimensions







Dimension	MIN	NOM	MAX		
A	-		2.65		
A1	0.1	-	0.3		
A2	2.05		-		
L	0.4	-	1.27		
L1	-	1.4	-		
L2	-	0.25	-		
θ	0	-	8		
b	0.31	-	0.51		
b1	0.27	-	0.48		
С	0.1	-	0.33		
c1	0.1	-	0.3		
D	-	10.3	-		
E	-	10.3	-		
E1	-	7.5	-		
е	1.27BASIC				
e1	3.81BASIC				
	Unit	: mm			

Figure 13. SOP14W Package Outline Dimensions






Figure 14. SOP16 Package Outline Dimensions



Disclaimer

The content specified herein is for the purpose of introducing SET's products (hereinafter "Products"). The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

SET does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of the Products or technical information described in this document.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). SET shall bear no responsibility in any way for use of any of the Products for the above special purposes.

Although SET endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a SET product.

The content specified herein is subject to change for improvement without notice. When using a SET product, be sure to obtain the latest specifications.